

# CA-IF1051 5Mbps, ±58V Fault Protected CAN Transceiver with CAN FD

#### 1. Features

- Meets the ISO 11898-2:2016 and ISO 11898-5:2007
  Physical Layer Standards
- 'Turbo' CAN:
  - Support classic CAN and high-speed operation of up to 5Mbps CAN FD (flexible data rate)
  - Short symmetrical propagation delay and fast loop times for enhanced timing margin
- Ideal Passive Behavior When Unpowered
  - Bus and logic terminals are high impedance (no load)
  - Power up/down with glitch free operation on bus and RXD output
- Integrated Protection Increases Robustness
  - ±58V fault-tolerant CANH and CANL
  - ±30V extended common-mode input range (CMR)
  - Undervoltage protection on V<sub>CC</sub> supply terminals
  - Transmitter dominant timeout prevents lockup, data rates down to 5.5kbps
  - Thermal shutdown
- 2.5V to 5.5V Logic-Supply (V<sub>IO</sub>) Range (CA-IF1051VS-Q1 only)
- Junction temperatures range of –55°C to 150°C
- 8 pin SOIC package
- AEC-Q100 (Grade 1) Certified

#### 2. Applications

- Body control modules
- ADAS(Advanced driver assistance system)
- IVI(In-vechicle Infortainment)
- Automotive gateway

#### 3. General Description

The CA-IF1051S-Q1/CA-IF1051VS-Q1 are control area network (CAN) transceivers with integrated protection for industrial applications. This family of devices is designed for using in high-speed CAN FD networks up to 5Mbps data rate, features extended  $\pm$ 58V fault protection on the CAN bus for equipment where overvoltage protection is required. These CAN devices also incorporate an input common-mode range (CMR) of  $\pm$ 30V, exceeding the ISO 11898 specification of -2V to +7V, and well suited for applications where ground planes from different systems are shifting relative to each other. For the CA-IF1051VS-Q1 device, interfacing with CAN protocol controllers is simplified by the 2.5V to 5.5V wide logic-supply voltage range (V<sub>10</sub>).

The transmitter include a dominant timeout detection to prevent bus lockup caused by controller error or by a fault on the TXD input. When TXD remains in the dominant state (low) for longer than  $t_{DOM}$ , the driver is switched to the recessive state, releasing the bus. In addition, this family of devices features a silent-mode option to disable the transmitter.

The CA-IF1051S-Q1/CA-IF1051VS-Q1 are in a standard 8pin SOIC package. Both parts operate over the -55°C to +150°C temperature range.

#### **Device Information**


Part number	Package	Package size (NOM)
CA-IF1051S-Q1	SOIC-8	4.9mm x 3.9mm
CA-IF1051VS-Q1	SOIC-8	4.9mm x 3.9mm



# CA-IF1051S-Q1, CA-IF1051VS-Q1

Version 1.00, 2022/02/09





Simplified Block Diagram

### 4. Ordering Information

#### **Table 4-1 Ordering Information**

Part Number	Package	Features
CA-IF1051S-Q1	SOIC8	
CA-IF1051VS-Q1	SOIC8	Low level translation



### CA-IF1051S-Q1, CA-IF1051VS-Q1 Version 1.00, 2022/02/09

# Contents

1.	Featu	res1
2.	Applic	ations1
3.	Gener	al Description1
4.	Order	ing Information2
5.		on History
6.		onfiguration and Functions4
7.	Specif	ications5
	7.1.	Absolute Maximum Ratings5
	7.2.	ESD Ratings5
	7.3.	Recommended Operating Conditions5
	7.4.	Thermal Information5
	7.5.	Electrical Characteristics6
	7.6.	Switching Characteristics8
	7.7.	Typical Operating Characteristics and Waveforms
		9
8.	Param	eter Measurement Information11
9.	Detail	ed Description15
	9.1.	CAN Bus Status15

	9.2.	Rece	eiver	15
	9.3.	Tran	smitter	16
	9.4.	Prot	ection Functions	16
		9.4.1.	Undervoltage Lockout	16
		9.4.2.	Fault Protection	16
		9.4.3.	Thermal Shutdown	16
		9.4.4.	Current-Limit	17
		9.4.5.	Transmitter-Dominant Timeout	17
	9.5.	Unp	owered Device	18
	9.6.	Floa	ting Terminals	18
	9.7.	Ope	rating Mode	18
		9.7.1.	Normal Mode	18
		9.7.2.	Silent Mode	18
10.		Applic	ation Information	19
11.		Packa	ge Information	21
12.		Solder	ing Temperature (reflow) Profile	22
13.		Tape a	nd Reel Information	23
14.		Impor	tant Statement	24

### 5. Revision History

Revision Number	Description	Page Changed
Version 1.00	N/A	N/A

CHIPANALOG

#### Shanghai Chipanalog Microelectronics Co., Ltd.

### 6. Pin Configuration and Functions




Figure 6-1 CA-IF1051S/VS Pin Configuration

Table 6-1 CA-IF1051S/VS Pin Co	onfiguration and Description
--------------------------------	------------------------------

Pir	ו #	Die Nome	Turne	Description		
CA-IF1051S-Q1	CA-IF1051VS-Q1	Pin Name	Туре	Description		
1	1	TXD	Digital I/O	Transmit Data Input, Drive TXD high to set the driver in the recessive state. Drive TXD low to set the driver in the dominant state. TXD is a CMOS/TTL compatible input from a CAN controller with an internal pull-up to $V_{cC}$ or $V_{10}$ .		
2	2	GND	GND	Ground.		
3	3	V <sub>CC</sub>	Power	+5V Supply Voltage. Bypass $V_{CC}$ to GND with an at least $0.1\mu F$ capacitor.		
4	4	RXD	Digital I/O	Receive Data Output, RXD is LOW for dominant bus state and HIGH for recessive bus state. RXD is a CMOS/TTL compatible output from the physical bus lines CANH and CANL.		
5	-	NC	NC	No connect.		
-	5	V <sub>IO</sub>	Power	Logic Supply Input. V <sub>IO</sub> is the logic supply voltage for the input/output between the CAN transceiver and controller. V <sub>IO</sub> allows full compatibility from +2.5V to +5.5V logic on all digital lines. Bypass to GND with a $0.1\mu$ F capacitor. Connect V <sub>IO</sub> to V <sub>CC</sub> for 5V logic compatibility.		
6	6	CANL	Bus I/O	CAN bus line low.		
7	7	CANH	Bus I/O	CAN bus line high.		
8	8	S	Digital I/O	Silent Mode Input. Drive S low or leave it open to enable TXD and to operate in normal mode. Drive S high to disable the transmitter.		



#### 7. Specifications

#### 7.1. Absolute Maximum Ratings

	PARAMETER	MIN	MAX	UNIT
V <sub>cc</sub>	5V Supply Voltage Range	-0.3	7	V
V <sub>IO</sub>	Logic Supply Voltage Range	-0.3	7	V
V <sub>BUS</sub>	CAN Bus I/O voltage range (CANH,CANL)	-58	58	V
V <sub>(DIFF)</sub>	Max differential voltage between CANH and CANL	-58	58	V
V(Logic_Input)	Logic input terminal voltage range (TXD, S)	-0.3	+7	V
V <sub>(Logic_Output)</sub>	Logic output terminal voltage range (RXD)	-0.3	+7	V
I <sub>O(RXD)</sub>	RXD (receiver) terminal output current	-8	8	mA
TJ	Virtual junction temperature range	-55	150	°C
T <sub>STG</sub>	Storage temperature range	-65	150	°C
Note:				

1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.

#### 7.2. ESD Ratings

Parameters	eters TEST CONDITIONS		VALUE	UNIT
CA-IF1051S/VS	·			•
	CAN bus terminals (CANH, CANL) to GND		±8000	V
HBM <sup>1</sup> ESD	Other pins		±4000	v
CDM ESD	All pins		±1500	V
System Level ESD	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4-2: unpowered contact discharge.	±8000 <sup>2</sup>	v
	CAN bus terminals (CANH, CANL) to GND	ISO Pulse 1	-100	V
ISO7637 transient per GIFT-ICT		ISO Pulse 2	+75	V
CAN EMC test		ISO Pulse 3a	-150	V
		ISO Pulse 3b	+100	V
ISO7637-3 transient	CAN bus terminals (CANH, CANL) to GND	Slow transient with 100nF coupling —powered	±85	V
Note:	•			•
1. Per JEDEC document JEP155,	500V HBM allows safe manufacturing of standa	ard ESD control process.		
2. Testing on System Board Leve	Ι.			

#### 7.3. Recommended Operating Conditions

#### **Table 7-1 Recommended Operating Conditions**

	PARAMETER	MIN	MAX	UNIT
V <sub>cc</sub>	5V Supply Voltage Range	4.5	5.5	V
V <sub>IO</sub>	Logic Supply Voltage Range	2.5	5.5	V
I <sub>OH(RXD)</sub>	RXD terminal high level output current	-2		mA
I <sub>OL(RXD)</sub>	RXD terminal low level output current		2	mA

#### 7.4. Thermal Information

Thermal Metric		SOIC8-NB	UNIT
R <sub>0JA</sub>	Junction to Ambient	125	°C/W

### CA-IF1051S-Q1, CA-IF1051VS-Q1

Version 1.00, 2022/02/09

CHIPANALOG

### 7.5. Electrical Characteristics

Over recommended operating conditions,  $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER						
		TXD = 0V, $R_L$ = 60 $\Omega$ (dominant), see Figure 8-1		40	70	mA
	5V Supply Current	TXD = 0V, $R_L$ = 50 $\Omega$ (dominant), see Figure 8-1		45	80	mA
Icc		TXD = 0V, CANH = -12V (dominant), see Figure 8-1			180	mA
		TXD = $V_{CC}$ , $R_L$ = 50 $\Omega$ (recessive), see Figure 8-1		0.7	2.5	mA
		S=V <sub>CC</sub> (silent mode), see Figure 8-1		0.6	2.5	mA
I <sub>IO</sub>	V <sub>IO</sub> supply current	Normal mode and silent mode		90	300	μΑ
V <sub>uv_vcc</sub>	UVLO Threshold	Rising		4.2	4.48	V
V <sub>uv_vcc</sub>	UVLO Threshold	Falling	3.65	4.0	4.4	V
Vuv_vcc_hys	UVLO Threshold	Hysteresis		0.2		V
V <sub>UV_IO</sub>	UVLO threshold on V <sub>IO</sub>	CA-IF1051VS-Q1	1		2.25	V
VUV_IO_hys	UVLO threshold hysteresis on V <sub>IO</sub>	CA-IF1051VS-Q1		0.03		V
LOGIC IN	TERFACE (Mode select input)		1			
.,		CA-IF1051VS-Q1	0.7*V <sub>I0</sub>			V
VIH	High-level input voltage	CA-IF1051S-Q1	2			V
.,	/IL Low-level input voltage	CA-IF1051VS-Q1			0.3*V <sub>I0</sub>	V
VIL		CA-IF1051S-Q1			0.8	V
I <sub>IH</sub>	High-level input leakage current	$S = V_{CC} \text{ or } V_{IO} = 5.5 \text{ V}$			30	μA
III	Low-level input leakage current	$S = 0V, V_{CC} = V_{10} = 5.5V$	-2		2	μA
I <sub>lek(off)</sub>	Unpowered leakage current	$S = 5.5V, V_{CC} = V_{IO} = 0V$	-1		1	μA
LOGIC IN	TERFACE (TX input, TXD)		1			
	I the level in a track of the sec	CA-IF1051VS-Q1	0.7* V <sub>IO</sub>			V
VIH	High-level input voltage	CA-IF1051S-Q1	2			V
		CA-IF1051VS-Q1			0.3*	v
VIL	Low-level input voltage				VIO	V
		CA-IF1051S-Q1			0.8	V
I <sub>IH</sub>	High-level input leakage current	$S = V_{CC} \text{ or } V_{IO} = 5.5 \text{ V}$	-2.5	0	1	μA
I <sub>IL</sub>	Low-level input leakage current	$S = 0V, V_{CC} = V_{10} = 5.5V$	-100	-25	-7	μA
I <sub>lek(off)</sub>	Unpowered leakage current	$S = 5.5V, V_{CC} = V_{IO} = 0V$	-1	0	1	μA
Ci	Input capacitance	$V_{IN} = 0.4 * \sin(4E6*\pi*t) + 2.5V$		5		рF
LOGIC IN	TERFACE (RX output, RXD)		1			
		CA-IF1051VS-Q1	0.8*V <sub>I0</sub>		-	V
V <sub>OH</sub>	High-level output voltage	CA-IF1051S-Q1	4	4.6		V
		CA-IF1051VS-Q1	-		0.2*V <sub>IO</sub>	V
Vol	Low-level output voltage	CA-IF1051S-Q1	-	0.2	0.4	V
	Unpowered leakage current	$RXD = 5.5V, V_{CC} = V_{IO} = 0V$	-1	0	1	μA



### **Electrical Characteristics (continued)**

### Over recommended operating conditions, $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
CAN BUS D	DRIVER					
		TXD = low, $RL = 60\Omega$ , $RCM = 165 \Omega$ , $-5V \le VCM \le +10V$ , see Figure 8-1	1.5		3.0	V
V OD(DOM)	Bus output differential	TXD = low, $R_L$ = 45-50 $\Omega$ , RCM open, see Figure 8-1	1.4		3.0	V
OD(DOW)	voltage (dominant)	TXD = low, RL = 50-65 $\Omega$ , RCM open, see Figure 8-1	1.5		3.0	V
		TXD = low, $R_L$ = 2240 $\Omega$ , RCM open, see Figure 8-1	1.5		5.0	V
.,	Bus output voltage	TXD = low, S = 0V, RL=50 -65 $\Omega$ , CANH, see Figure 8-1	2.75		4.5	V
V <sub>O(DOM)</sub>	(dominant)	TXD = low, S = 0V, RL = 50 -65 $\Omega$ , CANL, see Figure 8-1	0.5		2.25	V
.,	Bus output voltage	TXD = high, no load, CANH, see Figure 8-1	2		3	V
V <sub>O(REC)</sub>	(recessive)	TXD = high, no load, CANL, see Figure 8-1	2		3	V
.,	Bus output differential	TXD = high, S = 0V, RL= 60 $\Omega$ , see Figure 8-1	-120		12	mV
V <sub>OD(REC)</sub>	voltage (recessive)	TXD = high, S = 0V, no load, see Figure 8-1	-50		+50	mV
	Short-circuit current	TXD = low, CANL open, V <sub>CANH</sub> = -15V to 40V, see Figure 8-7	-100			mA
OS(SS_DOM)	(dominant)	TXD = low, CANH open, V <sub>CANL</sub> = -15V to 40V, see Figure 8-7			100	mA
I <sub>OS(SS_rec)</sub>	Short-circuit current (recessive)	TXD = high, $V_{BUS}$ = -27V to 32V, see Figure 8-7	-5		5	mA
V <sub>SYM</sub>	Transient symmetry (dominant or recessive)	RL = 60 Ω, RCM open , TXD = 250kHz, 1MHz, see Figure 8-1		0.9	1.1	V/V
V <sub>SYM_DC</sub>	DC Output symmetry (dominant or recessive)	RL=60 Ω, Rсм open, see Figure 8-1	-0.4		0.4	v
CAN RECEI	VER					- <b>L</b>
V <sub>CM</sub>	Common-mode input range	CANH or CANL to GND, RXD output valid, see Figure 8-2	-30		+30	v
$V_{DIFF_R}$	Input differential threshold voltage (recessive)	TXD = high, $V_{CM}$ = -20V to 20V, see Figure 8-2	0.5			v
V <sub>DIFF_D</sub>	Input differential threshold voltage (dominant)	TXD = high, $V_{CM}$ = -20V to 20V, see Figure 8-2			0.9	v
V <sub>DIFF_R</sub>	Input differential threshold voltage (recessive)	TXD = high, $V_{CM}$ = -30V to 30V, see Figure 8-2	0.4			v
V <sub>DIFF_D</sub>	Input differential threshold voltage (dominant)	TXD = high, $V_{CM}$ = -30V to 30V, see Figure 8-2			1	v
V <sub>DIFF_(HYS)</sub>	Input differential hysteresis	$S = 0 \text{ or } V_{CC} \text{ or } V_{IO}$		120	÷	mV
R <sub>IN</sub>	CANH/CANL input resistance	TXD = high, $V_{CM}$ = -30V to 30V	15		40	kΩ
R <sub>DIFF</sub>	Differential input resistance	TXD = high, $V_{CM}$ = -30V to 30V	30		80	kΩ
R <sub>DIFF (M)</sub>	Input resistance matching	V <sub>CANH</sub> = V <sub>CANL</sub> =5V	-2		2	%
I <sub>LKG</sub>	Input Leakage Current	$V_{CC} = V_{IO} = 0V$ , $V_{CANH} = V_{CANL} = 5V$			4.8	μA
C <sub>IN</sub>	Input capacitance	CANH or CANL to GND		24	30	pF
CIN_DIFF	Differential input capacitance	CANH to CANL		12	15	pF

### CA-IF1051S-Q1, CA-IF1051VS-Q1

Version 1.00, 2022/02/09

#### Shanghai Chipanalog Microelectronics Co., Ltd.


### 7.6. Switching Characteristics

Over recommended operating conditions,  $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DRIVER						
t <sub>R</sub>	Differential driver output rise time	RL= 60Ω, CL=100pF, see Figure 8-1	55			ns
t <sub>F</sub>	Differential driver output fall time	RL= 60Ω, CL=100pF, see Figure 8-1		60		ns
t <sub>ontxd</sub>	TXD propagation delay (recessive to dominant)	RL= 60Ω, CL=100pF, see Figure 8-1		55		ns
t <sub>offtxd</sub>	TXD propagation delay (dominant to recessive)	RL= 60Ω, CL=100pF, see Figure 8-1			ns	
Tsk(p)	Pulse skew	RL= 60Ω, CL=100pF, see Figure 8-1		20		ns
t <sub>DOM</sub>	TXD-dominant timeout	RL= 60Ω, CL open, see Figure 8-5	2	5	8	ms
RECEIVER	2	·	•			
tonrxd	RXD propagation delay (recessive to dominant)	CL=15pF, see Figure 8-2		95		ns
t <sub>offrxd</sub>	RXD Propagation delay (dominant to recessive)	CL=15pF, see Figure 8-2		65		ns
t <sub>R</sub>	RXD Output signal rise time	CL=15pF, see Figure 8-2		20		ns
t <sub>F</sub>	RXD Output signal fall time	CL=15pF, see Figure 8-2	20			ns
DEVICE	·	·	•			-
t <sub>loop1</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	$R_L = 60\Omega$ , $C_L=100$ pF, see Figure 8-3		120	160	ns
t <sub>loop2</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	$R_L = 60\Omega$ , $C_L = 100pF$ , see Figure 8-3		130	175	ns
t <sub>ontxd</sub>	Mode change time, from normal to silent or from silent to normal	see Figure 8-4		0.13	10	μs
FD TIMIN	IG		•			
t <sub>bit(bus)</sub>	CAN bus bit time @ 2Mbps TXD input	RL = 60Ω, CL=100pF, CLrx=15pF, see Figure 8-6	435		530	ns
t <sub>bit(bus)</sub>	CAN bus bit time @ 5Mbps TXD input	RL = 60Ω, CL=100pF, CLrx=15pF, see Figure 8-6	155		210	ns
t <sub>bit(rxd)</sub>	RXD output bit time @ 2Mbps	RL = 60 Ω, CL=100pF, CLrx=15pF, see Figure 8-6	400		550	ns
t <sub>bit(rxd)</sub>	RXD output bit time @ 5Mbps	RL = 60Ω, CL=100pF, CLrx=15pF, see Figure 8-6	120		220	ns
t <sub>rec</sub>	Receiver timing symmetry @ 2Mbps	RL = 60 Ω, CL=100pF, CLrx=15pF, see Figure 8-6	-65		40	ns
t <sub>rec</sub>	Receiver timing symmetry @ 5Mbps	$R_L = 60\Omega$ , $C_L = 100pF$ , $C_{LTX} = 15pF$ , see Figure 8-6	-45		15	ns




#### 7.7. Typical Operating Characteristics and Waveforms





#### Typical Operating Characteristics and Waveforms (continued)

#### Shanghai Chipanalog Microelectronics Co., Ltd.





### 8. Parameter Measurement Information





Figure 8-1 Transmitter Test Circuit and Timing Diagram






Figure 8-2 Receiver Test Circuit and Timing Diagram






Figure 8-3 TXD to RXD Loop Delay




Figure 8-4 Mode Change Test Circuit and Timing Diagram






Figure 8-5 Transmitting Dominant Timeout Timing Diagram




Figure 8-6 CAN FD Timing Parameter Measurement






Figure 8-7 Driver Short Circuit Current Test Circuit and Measurement



#### 9. Detailed Description

The CA-IF1051S/VS family of devices is fault-protected CAN transceiver, which meets the ISO11898-2 (2016) high speed CAN (Controller Area Network) physical layer standard. It is designed for harsh industrial applications with a number of integrated robust protection features that improve the reliability of end equipment. These devices are fault protected up to  $\pm 58V$ , making it ideal for applications where overvoltage protection is required. A common-mode voltage range of  $\pm 30V$  enables communication in noisy environments where there are ground plane differences between different systems. Dominant timeout detection prevents the bus from being blocked by a hung-up microcontroller. The driver outputs CANH and CANL are short-circuit current-limited and protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs in a high-impedance state.

A separate input  $V_{IO}$  allows the CA-IF1051VS-Q1 to communicate with logic systems down to 2.5V while operating up to a +5.5V supply. This provides a reduced input voltage threshold to the TXD and S inputs, and provides a logic-high output at RXD compatible with the microcontroller's supply rail. The logic compatibility eliminates external logic level translator and longer propagation delay due to level shifting. Connect  $V_{IO}$  to  $V_{CC}$  to operate with +5V logic systems.

These devices can operate up to 5Mbps data rate and support CAN FD. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. factors, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower.

#### 9.1. CAN Bus Status

The CAN bus has two states: dominant and recessive. In the dominant state (a zero bit, used to determine message priority), CANH-CANL are defined to be logic '0' when the voltage across them is between +1.5V and +3V (higher than 0.9V). In the recessive state (a 1-bit and the state of the idle bus), the driver is defined to be logic '1' when differential voltage is between -120mV and +12mV, or when it is near zero(lower than 0.5V), see *Figure 9-1*.




Figure. 9-1 Bus Logic State Voltage Definition

#### 9.2. Receiver

The receiver reads the differential input from the bus line (CANH and CANL) and transfers this data as a single-ended output RXD to the CAN controller. The internal comparator senses the difference voltage  $V_{DIFF} = (V_{CANH}-V_{CANL})$ , with respect to an internal threshold of 0.7V. If  $V_{DIFF} > 0.9V$ , a logic-low is present on RXD; If  $V_{DIFF} < 0.5V$ , a logic-high is present. The CANH and CANL common-mode range is ±30V in normal mode. RXD is a logic-high when CANH and CANL are shorted or terminated and un-driven, see *Table 9-1* receiver truth table for the detail.

DEVICE MODE	V <sub>ID</sub> =V <sub>CANH</sub> -V <sub>CANL</sub>	BUS STATE	RXD
	V <sub>ID</sub> ≥ 0.9V	Dominant	Low
Normal or Silent	0.5V < V <sub>ID</sub> <0.9V	Indeterminate	Indeterminate
Normaron Sheric	$V_{ID} \le 0.5V$	Recessive	High
	Open (V <sub>ID</sub> ≈ 0V)	Open	High

#### Table 9-1 Receiver Truth Table



Shanghai Chipanalog Microelectronics Co., Ltd.

#### 9.3. Transmitter

The transmitter converts a single-ended input signal (TXD) from the local CAN controller to differential outputs for the bus lines CANH and CANL. The truth table for the transmitter is provided in *Table 9-2*. The CA-IF1051S/VS family of devices protects the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed and the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown temperature of the device.

I	NPUT	TXD LOW TIME	OUT	BUS STATE		
S	TXD		CANH	CANL	DOJ STATL	
	Low	< t <sub>DOM</sub>	High	Low	Dominant	
Low or Open	Low	> t <sub>DOM</sub>	V <sub>cc</sub> /2	V <sub>cc</sub> /2	Recessive	
Open	High or Open	Х	V <sub>cc</sub> /2	V <sub>cc</sub> /2	Recessive	
High	Х	Х	V <sub>cc</sub> /2	V <sub>cc</sub> /2	Recessive	

#### Table 9-2 Transmitter Truth Table (When Not Connected to the Bus)

X = Don't care

#### 9.4. Protection Functions

#### 9.4.1. Undervoltage Lockout

The supply terminal V<sub>CC</sub> and V<sub>IO</sub> have undervoltage detection that places the device in protected mode during an undervoltage event on V<sub>CC</sub> and V<sub>IO</sub>. Note that the CA-IF1051S-Q1 without the "V" suffix only provides undervoltage detection for V<sub>CC</sub>. Once an undervoltage condition is cleared and the supply voltage has returned to a valid level, the CA-IF1051S/VS transition to normal mode after the t<sub>ONTXD</sub> time has expired. The host controller should not attempt to send or receive messages until the t<sub>ONTXD</sub> time has expired.

#### **BUS OUTPUT** RXD **DEVICE STATE** Vcc Vio CA-IF1051VS-Q1 CA-IF1051S-Q1 CA-IF1051VS-Q1 CA-IF1051S-Q1 **Mirrors Bus** $> V_{UV IO}$ Normal Per TXD Per TXD Mirrors Bus $> V_{UV VCC}$ **High Impedance High Impedance High Impedance** Protected mode High < V<sub>UV VCC</sub> $> V_{UV IO}$ Protected mode **High Impedance** Per TXD High Impedance **Mirrors Bus** $> V_{UV_VCC}$ < V<sub>UV\_I0</sub> (CA-IF1051VS-Q1) Protected mode **High Impedance High Impedance High Impedance High Impedance** < V<sub>UV</sub> 10 < V<sub>UV VCC</sub>

#### Table 9-3 Undervoltage Lockout

### 9.4.2. Fault Protection

The CA-IF1051S/VS devices have an internal ±58V overvoltage circuit on the driver output and receiver inputs to protect the devices from accidental shorts between a local power supply and the data lines of the transceivers. This level of protection is present whether the transceiver is powered or un-powered.

### 9.4.3. Thermal Shutdown

If the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature below the thermal shutdown temperature of the device.



#### 9.4.4. Current-Limit

The CA-IF1051S/VS protect the transmitter output stage against a short-circuit to a positive or negative voltage by limiting the driver current. However, this will cause large supply current and dissipation. Thermal shutdown further protects the devices from excessive temperatures that may result from a short circuit. The transmitter returns to normal operation once the short is removed.

#### 9.4.5. Transmitter-Dominant Timeout

The CA-IF1051 series devices feature a transmitter-dominant timeout ( $t_{DOM}$ ) that prevents erroneous CAN controllers from clamping the bus to a dominant level by maintaining a continuous low TXD signal. When TXD remains in the dominant state (low) for greater than  $t_{DOM}$ , the transmitter is disabled, releasing the bus to a recessive state (see *Figure 9-2*). After a dominant timeout fault, the transmitter is re-enabled when receiving a rising edge at TXD. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. So the minimum transmitted data rate can be calculated as: 11 bits/ $t_{DOM}$  = 11 bits / 2ms = 5.5kbps. The transmitter-dominant timeout limits the minimum possible data rate of the CA-IF1051 to 5.5kbps for the standard CAN protocol.




Figure 9-2 Transmitter-Dominant Timeout Protection



#### 9.5. Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus.

#### 9.6. Floating Terminals

This device has internal pull-up or pull-down on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to  $V_{cc}$  to force a recessive input level if the terminal floats. The pin S is also pulled down to force the device into normal mode if the terminal floats.

#### 9.7. Operating Mode

The device has two operating modes: Normal mode and Silent mode. Operating mode selection is made via the S input.

#### 9.7.1. Normal Mode

Select the Normal mode of device operation by putting S terminal low or leave it open. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a single-ended output on RXD.

#### 9.7.2. Silent Mode

Drive S high to place the device in silent mode. This disables the transmitter regardless of the voltage level at TXD. However, RXD is still active and monitors activity on the bus line.

#### **Table 9-4 Operating Mode**

S	MODE	DRIVER	RECEIVER
Low or open	Normal	Enabled	Enabled
high	Silent	Disabled	Enabled



#### **10.** Application Information

The CA-IF1051S/VS CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. These devices can operate up to 5Mbps data rate. However, the maximum data rate is limited by the bus loading, number of nodes, cable length etc. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum data rate, number of nodes often lower. The ISO11898 Standard specifies a maximum of 30 nodes. However, with careful design, and consider of high input impedance of the CA-IF1051S/VS, designers can have many more nodes on the CAN bus. The differential input resistance of the CA-IF1051S/VS is a minimum of 30k $\Omega$ . If 110 CA-IF1051S/VS transceivers are in parallel on a bus, this is equivalent to a 273 $\Omega$  differential load. That transceiver load of 273 $\Omega$  in parallel with the 60 $\Omega$  (the two 120 $\Omega$  termination resistors in parallel) gives a total 49 $\Omega$  load on the bus. The driver differential output of the CA-IF1051S/VS devices is specified to provide at least 1.5V with a 60 $\Omega$  load, and additionally specified with a differential output of 1.4 V with a 45 $\Omega$  load. Therefore, the CA-IF1051S/VS theoretically can support over 110 transceivers on a single bus with design margin. Figure 10-1, Figure 10-2 show the typical application circuit for the CA-IF1051VS-Q1 and CA-IF1051S-Q1, in *Figure 10-1*, connect the V<sub>10</sub> to the MCU logic-supply.




Figure 10-1 CA-IF1051VS-Q1 Typical Application Circuit



Shanghai Chipanalog Microelectronics Co., Ltd.




Figure 10- 2 CA-IF1051S-Q1 Typical Application Circuit

In multidrop CAN applications, it is important to maintain a single linear bus of uniform impedance that is properly terminated at each end. A star, ring, or tree configuration should never be used. Any deviation from the end-to-end wiring scheme creates a stub. High-speed data edges on a stub can create reflections back down to the bus. These reflections can cause data errors by eroding the noise margin of the system. Although stubs are unavoidable in a multidrop system, care should be taken to keep these stubs as short as possible, especially when operating with high data rates. See *Figure 10-3*, the typical CAN bus operating circuit, termination can be used to absorb reflections. Termination may be a single  $120\Omega$  resistor at the end of the bus, either on the cable or in a terminating node; or split termination, the two  $60\Omega$  termination resistors in parallel may be used if filtering and stabilization of the common mode voltage of the bus is desired.





Figure 10-3 Typical CAN bus Network




5.40

## 11. Package Information


SOIC8 Package Outline






#### Note:

1. All dimensions are in millimeters, angles are in degrees.





12. Soldering Temperature (reflow) Profile






Profile Feature	Pb-Free Assembly					
Average ramp-up rate(217 °C to Peak)	3℃/second max					
Time of Preheat temp(from 150 ℃ to 200 ℃	60-120 second					
Time to be maintained above 217 $^\circ \! C$	60-150 second					
Peak temperature	260 +5/-0 ℃					
Time within 5 °Cof actual peak temp	30 second					
Ramp-down rate	6 ℃/second max.					
Time from 25℃ to peak temp	8 minutes max					




### 13. Tape and Reel Information

### REEL DIMENSIONS




#### TAPE DIMENSIONS



P1 Pitch between successive cavity centers

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	В0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IF1051S-Q1	SOIC	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1
CA-IF1051VS-Q1	SOIC	S	8	2500	330	12.4	6.5	5.4	2.1	8.0	12.0	Q1



Shanghai Chipanalog Microelectronics Co., Ltd.

#### 14. Important Statement

The above information is for reference only and used for helping Chipanalog customers with design, research and development. Chipanalog reserves the rights to change the above information due to technological innovation without advance notice.

All Chipanalog products pass ex-factory test. As for specific practical applications, customers need to be responsible for evaluating and determining whether the products are applicable or not by themselves. Chipanalog's authorization for customers to use the resources are only limited to development of the related applications of the Chipanalog products. In addition to this, the resources cannot be copied or shown, and Chipanalog is not responsible for any claims, compensations, costs, losses, liabilities and the like arising from the use of the resources.

#### **Trademark information**

Chipanalog Inc.<sup>®</sup> and Chipanalog<sup>®</sup> are registered trademarks of Chipanalog.



http://www.chipanalog.com