


TSX561, TSX562, TSX564, TSX561A, TSX562A, TSX564A

Micropower, wide bandwidth (900 kHz), 16 V CMOS operational amplifiers



Features

- Low power consumption: 235 μA typ. at 5 V
- Supply voltage: 3 V to 16 V
- Gain bandwidth product: 900 kHz typ.
- Low offset voltage
 - "A" version: 600 μV max.
 - Standard version: 1 mV max.
- Low input bias current: 1 pA typ.
- High tolerance to ESD: 4 kV
- Wide temperature range: -40 to +125 °C
- Automotive qualification
- Tiny packages available
 - SOT23-5
 - DFN8 2 mm x 2 mm, MiniSO8
 - QFN16 3 mm x 3 mm, TSSOP14

May 2013

DocID023274 Rev 3

1/27

This is information on a product in full production.

Benefits

- Power savings in power-conscious applications
- Easy interfacing with high impedance sensors

Datasheet - production data

Related products

- See TSX63x series for reduced power consumption (45 μA, 200 kHz)
- See TSX92x series for higher gain bandwidth products (10 MHz)

Applications

- Industrial and automotive signal conditioning
- Active filtering
- Medical instrumentation
- High impedance sensors

Description

The TSX56x, TSX56xA series of operational amplifiers benefits from STMicroelectronics[®] 16 V CMOS technology to offer state-of-the-art accuracy and performance in the smallest industrial packages. The TSX56x, TSX56xA have pinouts compatible with industry standards and offer an outstanding speed/power consumption ratio, 900 kHz gain bandwidth product while consuming only 250 μ A at 16 V. Such features make the TSX56x, TSX56xA ideal for sensor interfaces and industrial signal conditioning. The wide temperature range and high ESD tolerance ease use in harsh automotive applications.

Table 1.Device summary

Version	Standard V _{io}	Enhanced V _{io}
Single	TSX561	TSX561A
Dual	TSX562	TSX562A
Quad	TSX564	TSX564A


Contents


1	Pin co	onnections	3
2	Abso	lute maximum ratings and operating conditions	4
3	Electi	rical characteristics	5
4	Appli	cation information1	5
	4.1	Operating voltages 1	5
	4.2	Rail-to-rail input 1	5
	4.3	Input offset voltage drift over temperature 1	5
	4.4	Long term input offset voltage drift 1	6
	4.5	PCB layouts 1	7
	4.6	Macromodel 1	7
5	Packa	age information	8
	5.1	SOT23-5 package information 1	9
	5.2	DFN8 2x2 package information 2	0
	5.3	MiniSO8 package information 2	1
	5.4	QFN16 3x3 package information 2	2
	5.5	TSSOP14 package information 2	4
6	Order	ing information	5
7	Revis	ion history	6




57

Pin connections 1







2 Absolute maximum ratings and operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	18	
V _{id}	Differential input voltage ⁽²⁾	±V _{CC}	V
V _{in}	Input voltage ⁽³⁾	V_{CC-} - 0.2 to V_{CC+} + 0.2	
l _{in}	Input current ⁽⁴⁾	10	mA
T _{stg}	Storage temperature	-65 to +150	°C
R _{thja} R _{thjc}	Thermal resistance junction to ambient ⁽⁵⁾⁽⁶⁾ SOT23-5 DFN8 2x2 MiniSO8 QFN16 3x3 TSSOP14 Thermal resistance junction to case DFN8 2x2 QFN16 3x	250 120 190 80 100 33 30	°C/W
T _i	Maximum junction temperature	150	°C
,	HBM: human body model ⁽⁷⁾	4	kV
505	MM: machine model for TSX561 ⁽⁸⁾	200	
ESD	MM: machine model for TSX562 and TSX564 ⁽⁸⁾	100	V
	CDM: charged device model ⁽⁹⁾	1.5	kV
	Latch-up immunity	200	mA

Table 2.	Absolute	maximum	ratings	(AMR)
	Absolute	maximum	raungs	

1. All voltage values, except differential voltage, are with respect to network ground terminal.

2. The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.

3. V_{CC} - V_{in} must not exceed 18 V, V_{in} must not exceed 18 V.

4. Input current must be limited by a resistor in series with the inputs.

5. Short-circuits can cause excessive heating and destructive dissipation.

6. R_{th} are typical values.

7. Human body model: 100 pF discharged through a 1.5 k Ω resistor between two pins of the device, done for all couples of pin combinations with other pins floating.

 Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other pins floating.

9. Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to ground.

Table 3. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	3 to 16	V
V _{icm}	Common mode input voltage range	$V_{CC-} - 0.1$ to $V_{CC+} + 0.1$	v
T _{oper}	Operating free air temperature range	-40 to +125	°C



3 Electrical characteristics

Table 4. Electrical characteristics at V_{CC+} = +3.3 V with V_{CC-} = 0 V, V_{icm} = V_{CC}/2, T_{amb} = 25 °C, and R_L=10 k Ω connected to V_{CC}/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	rmance					
		TSX56xA, T = 25 °C			600	
.,		TSX56xA, -40 °C < T < 125 °C			1800	μV
V _{io}	Offset voltage	TSX56x, T = 25 °C			1	
		TSX56x, -40 °C < T < 125 °C			2.2	mV
$\Delta V_{io} / \Delta T$	Input offset voltage drift	-40 °C < T < 125 °C ⁽¹⁾		2	12	μV/°C
	Input offset current	T = 25 °C		1	100 ⁽²⁾	
I _{io}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	200 ⁽²⁾	n (
1	Input bias current	T = 25 °C		1	100 ⁽²⁾	nA
I _{ib}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	200 ⁽²⁾	
	Common mode rejection ratio	T = 25 °C	63	80		
CMR1	$CMR = 20 \log (\Delta V_{ic}/\Delta V_{io}) (V_{ic} = -0.1 V to V_{CC}-1.5 V, V_{out} = V_{CC}/2, R_L > 1 M\Omega)$	-40 °C < T < 125 °C	59			
	Common mode rejection ratio	T = 25 °C	47	66		dB
CMR2	$CMR = 20 \log (\Delta V_{ic}/\Delta V_{io})$ $(V_{ic} = -0.1 V \text{ to } V_{CC}+0.1 V,$ $V_{out} = V_{CC}/2, R_L > 1 M\Omega$	-40 °C < T < 125 °C	45			
	Large signal voltage gain	T = 25 °C	85			
A _{vd}	$(V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}), R_L > 1 \text{ M}\Omega)$	-40 °C < T < 125 °C	83			
M	High level output voltage	T = 25 °C			70	
V _{OH}	$(V_{OH} = V_{CC} - V_{out})$	-40 °C < T < 125 °C			100	mV
V	Low level output voltage	T = 25 °C			70	IIIV
V _{OL}		-40 °C < T < 125 °C			100	
		T = 25 °C	4.3	5.3		
I_{out}	$I_{sink} (v_{out} = v_{CC})$	-40 °C < T < 125 °C	2.5			m۸
	(1)	T = 25 °C	3.3	4.3		mA
	$I_{source} (V_{out} = 0 V)$	-40 °C < T < 125 °C	2.5			
	Supply current	T = 25 °C		220	300	
I _{CC}	(per channel, $V_{out} = V_{CC}/2$, R _L > 1 MΩ)	-40 °C < T < 125 °C			350	μA



Table 4. Electrical characteristics at V_{CC+} = +3.3 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 °C, and	
R _L =10 k Ω connected to V _{CC} /2 (unless otherwise specified) (continued)	

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
AC perfor	rmance					
GBP	Gain bandwidth product		600	800		kHz
F _u	Unity gain frequency	- R ₁ = 10 kΩ, C ₁ = 100 pF		690		KIIZ
Φ _m	Phase margin	$R_{L} = 10 \text{ ksz} C_{L} = 100 \text{ pr}$		55		Degree
G _m	Gain margin			9		dB
SR	Slew rate	R_L = 10 kΩ, C_L = 100 pF, V _{out} = 0.5 V to V _{CC} - 0.5 V		1		V/µs
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		16		μV_{pp}
e _n	Equivalent input noise voltage density	f = 1 kHz f = 10 kHz		55 29		$\frac{nV}{\sqrt{Hz}}$
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1 \text{ kHz}$, $R_L = 100 \text{ k}\Omega$, $V_{icm} = (V_{CC} - 1.5 \text{ V})/2$, BW = 22 kHz, $V_{out} = 1 \text{ V}_{pp}$		0.004		%

1. See Section 4.3: Input offset voltage drift over temperature on page 15.

2. Guaranteed by design.



Table 5. Electrical characteristics at V_{CC+} = +5 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 °C, and
R _L = 10 kΩ connected to V _{CC} /2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	rmance				1	
		TSX56xA, T = 25 °C			600	u\/
	Offeret weltere	TSX56xA, -40 °C < T < 125 °C			1800	μV
V _{io}	Offset voltage	TSX56x, T = 25 °C			1	
		TSX56x, -40 °C < T < 125 °C			2.2	mV
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40 °C < T < 125 °C ⁽¹⁾		2	12	μV/°C
ΔV_{io}	Long-term input offset voltage drift	$T = 25 °C^{(2)}$		5		$\frac{nV}{\sqrt{month}}$
	Input offset current	T = 25 °C		1	100 ⁽³⁾	
l _{io}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	200 ⁽³⁾	- ^
	Input bias current	T = 25 °C		1	100 ⁽³⁾	рА
l _{ib}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	200 ⁽³⁾	
	Common mode rejection ratio	T = 25 °C	66	84		
CMR1	$\begin{split} \text{CMR} &= 20 \text{ log } (\Delta V_{ic} / \Delta V_{io}) \\ (\text{V}_{ic} &= -0.1 \text{ V to } \text{V}_{\text{CC}} - 1.5 \text{ V}, \\ \text{V}_{out} &= \text{V}_{\text{CC}} / 2, \text{ R}_{\text{L}} > 1 \text{ M}\Omega) \end{split}$	-40 °C < T < 125 °C	63			
	Common mode rejection ratio	T = 25 °C	50	69		
CMR2	$\begin{split} \text{CMR} &= 20 \text{ log } (\Delta \text{V}_{\text{ic}} / \Delta \text{V}_{\text{io}}) \\ (\text{V}_{\text{ic}} &= -0.1 \text{ V to } \text{V}_{\text{CC}} + 0.1 \text{ V}, \\ \text{V}_{\text{out}} &= \text{V}_{\text{CC}} / 2, \text{ R}_{\text{L}} > 1 \text{ M}\Omega) \end{split}$	-40 °C < T < 125 °C	47			dB
	Large signal voltage gain	T = 25 °C	85			
A _{vd}	$(V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}), R_L > 1 \text{ M}\Omega)$	-40 °C < T < 125 °C	83			•
V _{OH}	High level output voltage ($V_{OH} = V_{CC} - V_{out}$)	R _L = 10 kΩ T = 25 °C R _L = 10 kΩ -40 °C < T < 125 °C			70 100	m\/
V _{OL}	Low level output voltage	R _L = 10 kΩ T = 25 °C R _L = 10 kΩ -40 °C < T < 125 °C			70 100	mV
	1	$V_{out} = V_{CC}, T = 25 \ ^{\circ}C$	11	14		
	Isink	V _{out} = V _{CC} , -40 °C < T < 125 °C	8			m^
I _{out}	t .	V _{out} = 0 V, T = 25 °C	9	12		mA
	Isource	V _{out} = 0 V, -40 °C < T < 125 °C	7			
	Supply current	T = 25 °C		235	350	
I _{CC}	(per channel, $V_{out} = V_{CC}/2$, R _L > 1 MΩ)	-40 °C < T < 125 °C			400	μA



Table 5. Electrical characteristics at V_{CC+} = +5 V with V_{CC-} = 0 V, V_{icm} = V_{CC}/2, T_{amb} = 25 °C, and R_L = 10 k Ω connected to V_{CC}/2 (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
AC perfo	rmance		L		L	
GBP	Gain bandwidth product		700	850		
Fu	Unity gain frequency	R ₁ = 10 kΩ, C ₁ = 100 pF		730		kHz
$\Phi_{\rm m}$	Phase margin	$R_{L} = 10 \text{ ksz} \text{ C}_{L} = 100 \text{ pr}$		55		Degree
G _m	Gain margin			9		dB
SR	Slew rate	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF},$ $V_{out} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$		1.1		V/µs
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		15		μV _{pp}
e _n	Equivalent input noise voltage density	f = 1 kHz f = 10 kHz		55 29		<u>nV</u> √Hz
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1 \text{ kHz}$, $R_L = 100 \text{ k}\Omega \text{ V}_{icm} = (V_{CC} - 1.5 \text{ V})/2$, $BW = 22 \text{ kHz}$, $V_{out} = 2 \text{ V}_{pp}$		0.002		%

1. See Section 4.3: Input offset voltage drift over temperature on page 15.

2. Typical value is based on the V_{io} drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.

3. Guaranteed by design.



Cumple al		ected to V _{CC} /2 (unless otherwis			Max	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	ormance					
		TSX56xA, T = 25 °C			600	μV
V	Offeetveltere	TSX56xA, -40 °C < T < 125 °C			1800	μν
V _{io}	Offset voltage	TSX56x, T = 25 °C			1	mV
		TSX56x, -40 °C < T < 125 °C			2.2	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40 °C < T < 125 °C ⁽¹⁾		2	12	μV/°C
ΔV_{i0}	Long-term input offset voltage drift	$T = 25 °C^{(2)}$		1.6		$\frac{\mu V}{\sqrt{month}}$
1	Input offset current	T = 25 °C		1	100 ⁽³⁾	
l _{io}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	200 ⁽³⁾	~^
	Input bias current	T = 25 °C		1	100 ⁽³⁾	pА
l _{ib}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	200 ⁽³⁾	
	Common mode rejection ratio	T = 25 °C	76	95		
CMR1	$CMR = 20 \log (\Delta V_{ic}/\Delta V_{io})$ $(V_{ic} = -0.1 V \text{ to } V_{CC} - 1.5 V,$ $V_{out} = V_{CC}/2, R_L > 1 M\Omega)$	-40 °C < T < 125 °C	72			
	Common mode rejection ratio	T = 25 °C	60	78		dB
CMR2		-40 °C < T < 125 °C	56			
	Common mode rejection ratio	T = 25 °C	76	90		
SVR	$\begin{array}{l} 20 \log \left(\Delta V_{CC} / \Delta V_{io} \right) \\ (V_{CC} = 3 \text{ V to } 16 \text{ V}, \\ V_{out} = V_{icm} = V_{CC} / 2) \end{array}$	-40 °C < T < 125 °C	72			
_	Large signal voltage gain	T = 25 °C	85			
A _{vd}	$(V_{out} = 0.5 V \text{ to } (V_{CC} - 0.5 V),$ R _I > 1 MΩ)	-40 °C < T < 125 °C	83			
V _{OH}	High level output voltage $(V_{OH} = V_{CC} - V_{out})$	R _L = 10 kΩ, T = 25 °C R _L = 10 kΩ, -40 °C < T < 125 °C			70 100	
V _{OL}	Low level output voltage	R _L = 10 kΩ T = 25 °C R _L = 10 kΩ -40 °C < T < 125 °C			70 100	mV
		$V_{out} = V_{CC}, T = 25 \ ^{\circ}C$	40	92		
	lsink	V _{out} = V _{CC} , -40 °C < T < 125 °C	35			m^
l _{out}	1	V _{out} = 0 V, T = 25 °C	30	90		mA
	Isource	V _{out} = 0 V, -40 °C < T < 125 °C	25			1
	Supply current	T = 25 °C		250	360	
I _{CC}	(per channel, $V_{out} = V_{CC}/2$, R _L > 1 MΩ)	-40 °C < T < 125 °C			400	μA

Table 6. Electrical characteristics at V_{CC+} = +16 V with V_{CC-} = 0 V, V_{icm} = $V_{CC}/2$, T_{amb} = 25 °C, and R_I = 10 k Ω connected to $V_{CC}/2$ (unless otherwise specified)



Table 6. Electrical characteristics at V_{CC+} = +16 V with V_{CC-} = 0 V, V_{icm} = V_{CC}/2, T_{amb} = 25 °C, and R_L = 10 k Ω connected to V_{CC}/2 (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
AC perfo	ormance						
GBP	Gain bandwidth product		750	900			
Fu	Unity gain frequency	$P = 10 k_0 C = 100 pE$		750		kHz	
$\Phi_{\rm m}$	Phase margin	R _L = 10 kΩ, C _L = 100 pF		55		Degree	
G _m	Gain margin			9		dB	
SR	Slew rate	R_L = 10 kΩ, C_L = 100 pF, V _{out} = 0.5 V to V _{CC} - 0.5 V		1.1		V/μs	
∫ e _n	Low-frequency peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		15		μV _{pp}	
e _n	Equivalent input noise voltage density	f = 1 kHz f = 10 kHz		48 27		<u>nV</u> √Hz	
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1 \text{ kHz}$, R _L = 100 k Ω , V _{icm} = (V _{CC} - 1.5 V)/2, BW = 22 kHz, V _{out} = 5 V _{pp}		0.0005		%	

1. See Section 4.3: Input offset voltage drift over temperature on page 15.

2. Typical value is based on the V_{io} drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.

3. Guaranteed by design.








Figure 2. Supply current vs. supply voltage at











Figure 5. Input offset voltage vs. input common mode voltage at V_{CC} = 12 V









Source

2.0 2.5 3.0 3.5 4.0 4.5 5.0

V_{id} = 1 V

AM00443

Figure 7. Output current vs. output voltage at V_{CC} = 3.3 V





Figure 9. Output current vs. output voltage at V_{CC} = 16 V



 $V_{CC} = 5 V$

Output voltage (V)

5 3

0

-3 -5

-8

-10 -13

-15

-18

-20

T = 125 °C

 $T = -40 \ ^{\circ}C$

0.0 0.5 1.0 1.5

T = 25 °C








Figure 11. Bode diagram at V_{CC} = 5 V





Phase margin (deg.)






Figure 15. A_{vd} vs. input common mode voltage at V_{CC} = 12 V





Figure 17. Noise vs. frequency at V_{CC} = 3.3 V

Figure 18. Noise vs. frequency at V_{CC} = 5 V





10000

1000

100

10 L

Figure 16. Slew rate vs. supply voltage







Figure 19. Noise vs. frequency at V_{CC} = 16 V Figure 20. Distortion + noise vs. output voltage amplitude









4 Application information

4.1 Operating voltages

The amplifiers of the TSX56x and TSX56xA series can operate from 3 V to 16 V. Their parameters are fully specified at 3.3 V, 5 V and 16 V power supplies. However, the parameters are very stable in the full V_{CC} range. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 to +125 °C.

4.2 Rail-to-rail input

The TSX56x and TSX56xA devices are built with two complementary PMOS and NMOS input differential pairs. The devices have a rail-to-rail input, and the input common mode range is extended from V_{CC-} - 0.1 V to V_{CC+} + 0.1 V.

However, the performance of these devices is clearly optimized for the PMOS differential pairs (which means from V_{CC}- - 0.1 V to V_{CC+} - 1.5 V).

Beyond V_{CC+} - 1.5 V, the operational amplifiers are still functional but with degraded performance, as can be observed in the electrical characteristics section of this datasheet (mainly V_{io} and GBP). These performances are suitable for a number of applications needing to be rail-to-rail.

The devices are designed to prevent phase reversal.

4.3 Input offset voltage drift over temperature

The maximum input voltage drift over the temperature variation is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effects of temperature variations.

The maximum input voltage drift over temperature is computed in *Equation 1*.

Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25^{\circ} C)}{T - 25^{\circ} C} \right|$$

with T = -40 °C and 125 °C.

The datasheet maximum value is guaranteed by measurement on a representative sample size ensuring a C_{pk} (process capability index) greater than 2.



4.4 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using *Equation 2*.

Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

A_{FV} is the voltage acceleration factor

 β is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)

 V_S is the stress voltage used for the accelerated test

V_U is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in *Equation 3*.

Equation 3

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right)}$$

Where:

 A_{FT} is the temperature acceleration factor

 E_{a} is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10^{-5} eV.K⁻¹)

 T_U is the temperature of the die when V_U is used (K)

 T_S is the temperature of the die under temperature stress (K)

The final acceleration factor, A_{F} , is the multiplication of the voltage acceleration factor and the temperature acceleration factor (*Equation 4*).

Equation 4

 $A_F = A_{FT} \times A_{FV}$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in *Equation 5* to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.



Equation 5

Months = $A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$

To evaluate the op-amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The V_{io} drift (in μ V) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see *Equation 6*).

Equation 6

 $V_{CC} = maxV_{op}$ with $V_{icm} = V_{CC}/2$

The long term drift parameter (ΔV_{io}), estimating the reliability performance of the product, is obtained using the ratio of the V_{io} (input offset voltage value) drift over the square root of the calculated number of months (*Equation 7*).

Equation 7

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{(months)}}$$

where V_{io} drift is the measured drift value in the specified test conditions after 1000 h stress duration.

4.5 PCB layouts

For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible to the power supply pins.

4.6 Macromodel

Accurate macromodels of the TSX56x, TSX56xA devices are available on the STMicroelectronics' website at *www.st.com*. These models are a trade-off between accuracy and complexity (that is, time simulation) of the TSX56x and TSX56xA operational amplifiers. They emulate the nominal performance of a typical device within the specified operating conditions mentioned in the datasheet. They also help to validate a design approach and to select the right operational amplifier, *but they do not replace on-board measurements*.



5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.



5.1 SOT23-5 package information




Table 7. SOT23-5 package mechanical data

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.90	1.20	1.45	0.035	0.047	0.057	
A1			0.15			0.006	
A2	0.90	1.05	1.30	0.035	0.041	0.051	
В	0.35	0.40	0.50	0.013	0.015	0.019	
С	0.09	0.15	0.20	0.003	0.006	0.008	
D	2.80	2.90	3.00	0.110	0.114	0.118	
D1		1.90			0.075		
е		0.95			0.037		
Е	2.60	2.80	3.00	0.102	0.110	0.118	
F	1.50	1.60	1.75	0.059	0.063	0.069	
L	0.10	0.35	0.60	0.004	0.013	0.023	
К	0 °		10 °	0 °		10 °	



DocID023274 Rev 3

5.2 DFN8 2x2 package information




Figure 24. DFN8 2x2 package mechanical drawing

Table 8. DFN8 2x2 package mechanical data

	Dimensions						
Ref.		Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.15	0.20	0.25	0.006	0.008	0.010	
D		2.00			0.079		
E		2.00			0.079		
е		0.50			0.020		
L	0.045	0.55	0.65	0.018	0.022	0.026	
N	8				8		



5.3 MiniSO8 package information




Figure 25. MiniSO8 package mechanical drawing

Table 9. MiniSO8 package mechanical data

	Dimensions							
Symbol	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α			1.10			0.043		
A1	0		0.15	0		0.006		
A2	0.75	0.85	0.95	0.030	0.033	0.037		
b	0.22		0.40	0.009		0.016		
с	0.08		0.23	0.003		0.009		
D	2.80	3.00	3.20	0.11	0.118	0.126		
E	4.65	4.90	5.15	0.183	0.193	0.203		
E1	2.80	3.00	3.10	0.11	0.118	0.122		
е		0.65			0.026			
L	0.40	0.60	0.80	0.016	0.024	0.031		
L1		0.95			0.037			
L2		0.25			0.010			
k	0°		8°	0°		8°		
ссс			0.10			0.004		



5.4 QFN16 3x3 package information




Figure 26. QFN16 3x3 package mechanical drawing



	Table TO. QFN TO 3X3 package mechanical data							
	Dimensions							
Ref.	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	0.50		0.65	0.020		0.026		
A1	0		0.05	0		0.002		
b	0.18	0.25	0.30	0.007	0.010	0.012		
D		3.00			0.118			
E		3.00			0.118			
е		0.50			0.020			
L	0.30		0.50	0.012		0.020		
aaa			0.15			0.006		
bbb			0.10			0.004		
CCC			0.10			0.004		
ddd			0.05			0.002		
eee			0.08			0.003		

Table 10. QFN16 3x3 package mechanical data



5.5 TSSOP14 package information




Figure 27. TSSOP14 package mechanical drawing

Table 11. TSSOP14 package mechanical data

	Dimensions							
Symbol	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α			1.20			0.047		
A1	0.05		0.15	0.002	0.004	0.006		
A2	0.80	1.00	1.05	0.031	0.039	0.041		
b	0.19		0.30	0.007		0.012		
с	0.09		0.20	0.004		0.0089		
D	4.90	5.00	5.10	0.193	0.197	0.201		
E	6.20	6.40	6.60	0.244	0.252	0.260		
E1	4.30	4.40	4.50	0.169	0.173	0.176		
е		0.65			0.0256 BSC			
L	0.45	0.60	0.75					
L1		1.00						
k	0°		8°	0°		8°		
aaa			0.10	0.018	0.024	0.030		



6 Ordering information

Order code	Temperature range	Channel number	Package	Packaging	Marking
TSX561ILT		1	SOT23-5		
TSX562IQ2T		2	DFN8 2 x 2	-	1/22
TSX562IST	-40 to 125 °C	2	MiniSO8	-	K23
TSX564IQ4T		4	QFN16 3 x 3	Tape and reel	
TSX564IPT		4	TSSOP14		TSX564I
TSX561IYLT		1	SOT23-5		K116
TSX562IYST	-40 to 125 °C automotive grade ⁽¹⁾	2	MiniSO8		
TSX564IYPT		4	TSSOP14		TSX564IY
TSX561AILT		1	SOT23-5		1/117
TSX562AIST	-40 to 125 °C	2	MiniSO8		K117
TSX564AIPT		4	TSSOP14		TSX564AI
TSX561AIYLT		1	SOT23-5	1	1/110
TSX562AIYST	-40 to 125 °C automotive grade ⁽¹⁾	2	MiniSO8	1	K118
TSX564AIYPT	satomotro grado	4	TSSOP14	1	TSX564AIY

Table 12. Order codes

1. Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q 002 or equivalent are ongoing.



7 Revision history

Date	Revision	Changes
06-Jun-2012	1	Initial release.
18-Sep-2012	2	Added TSX562, TSX564, TSX562A, and TSX564A devices. Updated <i>Features</i> , <i>Description</i> , <i>Figure 1</i> , <i>Table 1</i> (added DFN8, MiniSO8, QFN16, and TSSOP14 package). Updated <i>Table 1</i> (updated ESD MM values). Updated <i>Table 4</i> and <i>Table 5</i> (added footnotes), <i>Section 5</i> (added <i>Figure 24</i> to <i>Figure 27</i> and <i>Table 8</i> to <i>Table 11</i>), <i>Table 12</i> (added dual and quad devices). Minor corrections throughout document.
23-May-2013	3	 Replaced the silhouette, pinout, package diagram, and mechanical data of the DFN8 2x2 and QFN16 3x3 packages. Added <i>Benefits</i> and <i>Related products</i>. <i>Table 1</i>: updated R_{thja} values and added R_{thjc} values for DFN8 2x2 and QFN16 3x3. Updated <i>Section 4.3, Section 4.4,</i> and <i>Section 4.6</i> Replaced <i>Figure 23: SOT23-5 package mechanical drawing</i> and <i>Table 7: SOT23-5 package mechanical data</i>.

Table 13. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID023274 Rev 3