

Time-of-Flight 8x8 multizone ranging sensor with wide field of view



Product status link

VL53L5CX

Features

- Fast and accurate multizone distance ranging sensor
 - Multizone ranging output with either 4x4 or 8x8 separate zones
 - Autonomous low-power mode with interrupt programmable threshold to wake up the host
 - Up to 400 cm ranging
 - Multitarget detection and distance measurement in each zone
 - 60 Hz frame rate capability
 - Histogram processing, and algorithmic compensation minimizes or removes the impact of cover glass crosstalk
 - Motion indicator for each zone to show if targets have moved and how they have moved
- Fully integrated miniature module with wide field of view (FoV)
 - Emitter: 940 nm invisible light vertical-cavity surface-emitting laser (VCSEL) and integrated analog driver
 - 65° diagonal square FoV using diffractive optical elements (DOE) on both transmitter and receiver
 - Receiving array of single photon avalanche diodes (SPADs)
 - Low-power microcontroller running firmware
 - Size: 6.4 x 3.0 x 1.5 mm
- Easy integration
 - Single reflowable component
 - Flexible power supply options, single 3.3 V or 2.8 V operation, or combination of either 3.3 V or 2.8 V AVDD with 1.8 V IOVDD
 - Compatible with a wide range of cover glass materials

Application

- Scene understanding. Multizone and multi-object distance detection enables
 3D room mapping and obstacle detection for robotics applications
- Wide FoV and multizone scanning allows content management (load in trucks, tanks, waste bins)
- Gesture recognition
- Liquid level control
- Keystone correction for video projectors
- Laser assisted autofocus (LAF). Enhances the camera AF system speed and robustness especially in difficult low light or low contrast scenes
- Augmented reality/virtual reality (AR/VR) enhancement. Dual camera stereoscopy and 3D depth assistance thanks to multizone distance measurement
- Smart buildings and smart lighting (user detection to wake up devices)
- IoT (user and object detection)
- Video focus tracking. 60 Hz ranging allows optimization of continuous focus algorithm



Description

The VL53L5CX is a state of the art, Time-of-Flight (ToF), multizone ranging sensor enhancing the ST FlightSense product family. Housed in a miniature reflowable package, it integrates a SPAD array, physical infrared filters, and diffractive optical elements (DOE) to achieve the best ranging performance in various ambient lighting conditions with a range of cover glass materials.

The use of a DOE above the vertical-cavity surface-emitting laser (VCSEL) allows a square FoV to be projected onto the scene. The reflection of this light is focused by the receiver lens onto a SPAD array.

Unlike conventional IR sensors, the VL53L5CX uses ST's latest generation, direct ToF technology, which allows absolute distance measurement whatever the target color and reflectance. It provides accurate ranging up to 400 cm and can work at fast speeds (60 Hz), which makes it the fastest, multizone, miniature ToF sensor on the market

Multizone distance measurements are possible up to 8x8 zones with a wide 65° diagonal FoV, which can be reduced by software.

Thanks to ST histogram patented algorithms, the VL53L5CX is able to detect different objects within the FoV. The histogram also provides immunity to cover glass crosstalk beyond 60 cm.

DS13754 - Rev 12 page 2/38



1 Acronyms and abbreviations

Acronym/abbreviation	Definition	
AF	autofocus	
API	application programming interface	
AR/VR	augmented reality/virtual reality	
DOE	diffractive optical element	
ESD	electrostatic discharge	
FoV	field of view	
Fol	field of illumination	
GPIO	general-purpose input/output	
HP	high power	
I ² C	inter-integrated circuit (serial bus)	
LAF	laser autofocus	
LGA	land grid array	
LP	low power	
NVM	nonvolatile memory	
PCB	printed circuit board	
PDAF	phase detection autofocus	
PLL	phase-locked loop	
PVT	process, voltage and temperature	
POR	power on reset	
RAM	random access memory	
SPAD	single photon avalanche diode	
SW	software	
ToF	Time-of-Flight	
UI	user interface	
UM	user manual	
VCSEL	vertical cavity surface emitting laser	

DS13754 - Rev 12 page 3/38



2 Product overview

2.1 Technical specifications

Table 1. Technical specifications

Feature	Details
Package	Optical LGA16
Size	6.4 x 3.0 x 1.5 mm
Ranging	2 to 400 cm per zone
Operating voltage	IOVDD: 1.8 or 2.8 V or 3.3 V
Operating voltage	AVDD: 2.8 V or 3.3 V
Operating temperature	-30 to 85°C
Sample rate	Up to 60 Hz
Infrared emitter	940 nm
I ² C interface	I ² C: 400 kHz to 1 MHz serial bus, address: 0x52
Operating ranging mode	Continuous or Autonomous (see UM2884 for more information)

2.2 Field of view

Note:

Rx (or collector) exclusion zone includes all modules assembly tolerances and is used to define the cover glass dimensions. The cover glass opening must be equal to or wider than the exclusion zone.

The detection volume represents the applicative or system FoV in which a target is detected, and a distance measured. It is determined by the Rx lens or the Rx aperture, and is narrower than the exclusion zone.

Collector exclusion zone

45°

65°

45°

61°

Figure 1. System FoV and exclusion zone description (not to scale)

Table 2. FoV angles

	Horizontal	Vertical	Diagonal
Detection volume	45°	45°	65°
Collector exclusion zone	55.5°	61°	82°

Note: Detection volume depends on the environment and sensor configuration. It also depends on target distance, reflectance, ambient light level, sensor resolution, sharpener, ranging mode, and integration time.

The detection volume of Table 2. FoV angles was measured with a white 88% reflectance perpendicular target in full FoV. The target was located at 1 m from the sensor, without ambient light (dark conditions), with an 8x8 resolution and 14% sharpener (default value), in continuous mode at 15 Hz.

DS13754 - Rev 12 page 4/38




2.3 Field of illumination

The VCSEL field of illumination (FoI) is shown in the figure below. The relative emitted signal power depends on the FoI angle, and corresponds to:

- 50° x 50° considering a beam with 75% signal from maximum
- 65° x 65° considering a beam with 10% signal from maximum

Figure 2. VL53L5CX Fol



DS13754 - Rev 12 page 5/38



2.4 System block diagram

VL53L5 module VL53L5 silicon Single Photon Avalanche Diode (SPAD) SCL GND **Detection array** ROM SDA AVDD **Non Volatile** Memory RAM INT IOVDD Microcontroller Advanced Ranging Core **VCSEL** Driver IR+ IR-940nm

Figure 3. VL53L5CX block diagram

2.5 Device pinout

The figure below shows the pinout of the VL53L5CX.




Figure 4. VL53L5CX pinout (bottom view)

The VL53L5CX pin description is given in the table below.

DS13754 - Rev 12 page 6/38



Table 3. VL53L5CX pin description

Pin number	Signal name	Signal type	Signal description
A1	I2C_RST	Digital input	I ² C interface reset pin, active high. Toggle this pin from 0 to 1, then back to 0 to reset the I ² C target. Connect to GND via 47 kΩ resistor.
A2	RSVD4	Reserved	Connect to ground
A3	INT	Digital input/output (I/O)	Interrupt output, defaults to opendrain output (tristate), 47 k Ω pullup resistor to IOVDD required
A4	IOVDD	Power	1.8 V, 2.8 V or 3.3 V supply for digital core and I/O supply
A5	LPn	Digital input	Comms enable. Drive this pin to logic 0 to disable the I^2C comms. Drive this pin to logic 1 to enable I^2C comms. Typically used when it is required to change the I^2C adress in multidevice systems. A 47 k Ω pullup resistor to IOVDD is required.
A6	RSVD1	Reserved	Connect to ground
A7	RSVD2	Reserved	Connect to ground
B1	AVDD	Power	2.8 V or 3.3 V analog and VCSEL supply
B4	THERMALPAD	Ground	Connect to a ground plane to allow good thermal conduction
B7	AVDD	Power	2.8 V or 3.3 V analog and VCSEL supply
C1	GND	Ground	Ground
C2	RSVD6	Reserved	General purpose I/O, defaults to opendrain output (tristate), 47 kΩ pullup resistor to IOVDD required
C3	SDA	Digital I/O	Data (bidirectional), 2.2 kΩ pullup resistor to IOVDD required
C4	SCL	Digital input	Clock (input), 2.2 kΩ pullup resistor to IOVDD required
C5	RSVD5	Reserved	Do not connect
C6	RSVD3	Reserved	Connect to ground
C7	GND	Ground	Ground

Note: The THERMALPAD pin has to be connected to ground (for more information refer to AN5657).

Note: All digital signals must be driven to the IOVDD level.

Note: Toggling the I2C_RST pin resets the sensor I2C communication only. It does not reset the sensor itself. To reset the sensor refer to the sensor reset management procedure (UM2884).

DS13754 - Rev 12 page 7/38



2.6 Application schematic

The figures below show the application schematic of the VL53L5CX with different IOVDD and AVDD combinations.




Figure 5. Typical application schematic

Note: Capacitors on the external supplies (AVDD and IOVDD) should be placed as close as possible to the module pins.

DS13754 - Rev 12 page 8/38




3 Functional description

3.1 Software interface

This section shows the software interface of the device. The host customer application controls the VL53L5CX using an application programming interface (API). The API implementation is delivered to the customer as a driver (C code and reference Linux® driver). The driver provides the customer application with a set of high-level functions. They allow control of the VL53L5CX firmware such as device initialization, ranging start/stop, and mode select.

Figure 6. VL53L5CX system functional description



3.2 Power state machine

Figure 7. Power state machine




Table 4. Power state description

Device state	Description		
	Low power idle state with data retention		
I D : allo	RAM and register content retained		
LP idle	Allows fast resume to HP idle		
	I ² C communication disabled if using LPn		
	High power idle state		
HP idle	Device needs to be in HP idle state to start ranging		
	Power up state		
Denging	Full operation		
Ranging	VCSEL is active (pulsing)		

DS13754 - Rev 12 page 9/38



3.3 Power up sequence

The recommended power up sequence is shown in the figure below. When powering up the device, the IOVDD supply should be applied at the same time or after AVDD. When removing power, the AVDD supply should be removed at the same time or after IOVDD.

Note: Avoid powering IOVDD while AVDD is unpowered to prevent increased leakage current.

Figure 8. Power up sequence



Table 5. Power up timing table

Time	Description	Min.
t ₁	IOVDD rise after AVDD	0 s
t ₂	IOVDD fall before AVDD	0 s

DS13754 - Rev 12 page 10/38




3.3.1 Power up slew

To ensure proper operation of the module, the following minimum slew rates on the supplies must be met for correct operation of the power on reset (POR) circuitry. The POR circuitry triggers at 0.9 V, but the supplies should reach their operation levels in accordance with the slew rates listed in the table below.

Figure 9. Power up slew





Note: The minimum reset time is the minimum time required for the device ROM to load and boot up after IOVDD reaches the POR rising threshold. The supply must have reached the minimum operating level (1.6 V) within this

Note: The minimum slew rate on the IOVDD is the same regardless of 1.8 V or 2.8 V operation.

Note: The AVDD rise time is determined by the internal analogue levels which must be stable for correct operation.

 Supply status
 AVDD slew
 IOVDD slew

 Start together
 0.001 V/µs
 0.012 V/µs

 AVDD stable followed by IOVDD
 —
 0.012 V/µs

 IOVDD stable followed by AVDD
 0.001 V/µs
 —

Table 6. Supply slew rate minimum limits

3.3.2 Power up and I²C access

For correct operation of the device, the I²C interface assumes the power level has reached 1.62 V.

DS13754 - Rev 12 page 11/38



4 I²C control interface

This section specifies the control interface. The I²C interface uses two signals: serial data line (SDA) and serial clock line (SCL). Each device connected to the bus uses a unique address and a simple controller/target relationships exists.

Both SDA and SCL lines are connected to a positive supply voltage using pull-up resistors located on the host. Lines are only actively driven low. A high condition occurs when lines are floating and the pull-up resistors pull lines up. When no data is transmitted both lines are high.

Clock signal (SCL) generation is performed by the controller device. The controller device initiates data transfer. The I²C bus on the VL53L5CX has a maximum speed of 1 Mbits/s and uses a device 8-bit address of 0x52.




Figure 10. Data transfer protocol

Information is packed in 8-bit packets (bytes) always followed by an acknowledge bit, Ac for VL53L5CX acknowledge and Am for controller acknowledge (host bus controller). The internal data are produced by sampling SDA at a rising edge of SCL. The external data must be stable during the high period of SCL. The exceptions to this are start (S) or stop (P) conditions when SDA falls or rises respectively, while SCL is high.

A message contains a series of bytes preceded by a start condition and followed by either a stop or repeated start (another start condition but without a preceding stop condition) followed by another message. The first byte contains the device address (0x52) and also specifies the data direction. If the least significant bit is low (that is, 0x52) the message is a controller-write-to-the-target. If the lsb is set (that is, 0x53) then the message is a controller-read-from-the-target.





Figure 11. VL53L5CX I²C device address: 0x52

All serial interface communications with the ToF sensor must begin with a start condition. The VL53L5CX module acknowledges the receipt of a valid address by driving the SDA wire low. The state of the read/write bit (lsb of the address byte) is stored and the next byte of data, sampled from SDA, can be interpreted. During a write sequence, the second byte received provides a 16-bit index, which points to one of the internal 8-bit registers.

DS13754 - Rev 12 page 12/38




Figure 12. VL53L5CX data format (write)



As data are received by the target, they are written bit by bit to a serial/parallel register. After each data byte has been received by the target, an acknowledge is generated, the data are then stored in the internal register addressed by the current index.

During a read message, the contents of the register addressed by the current index is read out in the byte following the device address byte. The contents of this register are parallel loaded into the serial/parallel register and clocked out of the device by the falling edge of SCL.

Figure 13. VL53L5CX data format (read)




At the end of each byte, in both read and write message sequences, an acknowledge is issued by the receiving device (that is, the VL53L5CX for a write and the host for a read).

A message can only be terminated by the bus controller, either by issuing a stop condition or by a negative acknowledge (that is, not pulling the SDA line low) after reading a complete byte during a read operation.

The interface also supports autoincrement indexing. After the first data byte has been transferred, the index is automatically incremented by 1. The controller can therefore send data bytes continuously to the target until the target fails to provide an acknowledge or the controller terminates the write communication with a stop condition. If the autoincrement feature is used, the controller does **not** have to send address indexes to accompany the data bytes.


Figure 14. VL53L5CX data format (sequential write)



DS13754 - Rev 12 page 13/38



Figure 15. VL53L5CX data format (sequential read)



4.1 I²C interface - timing characteristics

Timing characteristics are shown in the tables below. Refer to the figure below for an explanation of the parameters used.

Timings are given for all process, voltage, and temperature (PVT) conditions.

Table 7. I²C interface - timing characteristics for fast mode plus (1 MHz)

Symbol	Parameter	Minimum	Typical	Maximum	Unit
F _{I2C}	Operating frequency	0	_	1000	kHz
t _{LOW}	Clock pulse width low	0.5	_	_	μs
t _{HIGH}	Clock pulse width high	0.26	_	_	μs
t _{SP}	Pulse width of spikes, which are suppressed by the input filter	_	_	50	ns
t _{BUF}	Bus free time between transmissions	0.5	_	_	μs
t _{HD.STA}	Start hold time	0.26	_	_	μs
t _{SU.STA}	Start setup time	0.26	_	_	μs
t _{HD.DAT}	Data in hold time	0	_	0.9	μs
t _{SU.DAT}	Data in setup time	50	_	_	ns
t _R	SCL/SDA rise time	_	_	120	ns
t _F	SCL/SDA fall time	_	_	120	ns
t _{su.sто}	Stop setup time	0.26	_	_	μs
Ci/o	Input/output capacitance (SDA)	_	_	10	pF
Cin	Input capacitance (SCL)	_	_	4	pF
C _L	Load capacitance	<u> </u>	140	550	pF


DS13754 - Rev 12 page 14/38



Table 8. I²C interface - timing characteristics for fast mode (400 kHz)

Symbol	Parameter	Minimum	Typical	Maximum	Unit
F _{I2C}	Operating frequency	0	_	400	kHz
t _{LOW}	Clock pulse width low	1.3	_	_	μs
t _{HIGH}	Clock pulse width high	0.6	_	_	μs
t _{SP}	Pulse width of spikes which are suppressed by the input filter	_	_	50	ns
t _{BUF}	Bus free time between transmissions	1.3	_	_	ms
t _{HD.STA}	Start hold time	0.26	_	_	μs
t _{SU.STA}	Start setup time	0.26	_	_	μs
t _{HD.DAT}	Data in hold time	0	_	0.9	μs
t _{SU.DAT}	Data in setup time	50	_	_	ns
t _R	SCL/SDA rise time	_	_	300	ns
t _F	SCL/SDA fall time	_	_	300	ns
tsu.sто	Stop setup time	0.6	_	_	μs
Ci/o	Input/output capacitance (SDA)	<u> </u>	_	10	pF
Cin	Input capacitance (SCL)	_	_	4	pF
C _L	Load capacitance	_	125	400	pF

Figure 16. I²C timing characteristics



DS13754 - Rev 12 page 15/38



5 Electrical characteristics

5.1 Absolute maximum ratings

Table 9. Absolute maximum ratings

Parameter	Min.	Тур.	Max.	Unit
AVDD, IOVDD	-0.5	_	3.6	V
SCL, SDA, LPn, INT, and I2C_RST	-0.5		3.6	V

Note:

Stresses above those listed in Section 2: Product overview may cause permanent damage to the device. This is a stress rating only. Functional operation of the device is not implied at these, or any other conditions above those indicated in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

5.2 Recommended operating conditions

Table 10. Recommended operating conditions

Param	eter	Min.	Тур.	Max.	Unit
AVDD auggly(1)	2.8 V configuration	2.5	2.8	3.3	
AVDD supply ⁽¹⁾	3.3 V configuration	3.0	3.3	3.6	
IOVDD supply	1.8 V configuration	1.62	1.8	1.98	V
	2.8 V configuration	2.5	2.8	3.3	
	3.3 V configuration	3.0	3.3	3.6	
Ambient temperature	(normal operating)	-30	_	85	°C

^{1.} AVDD is independent of IOVDD

5.3 Electrostatic discharge (ESD)

The VL53L5CX is compliant with the ESD values presented in the table below.

Table 11. ESD performances

Parameter	Specification	Conditions
Human body model	JEDEC JS-001-2014	± 2 kV, 1500 Ohms, 100 pF
Charged device model	JEDEC JS-002-2014	± 500 V

DS13754 - Rev 12 page 16/38



5.4 Current consumption

The current consumption values are given in the table below.

- Typical values quoted are for nominal voltage, process, and temperature (23°C).
- Maximum values are quoted for worst case conditions (process, voltage, and temperature) unless stated otherwise (70°C).

Table 12. Current consumption

Average current consumption					
Device State	AV	AVDD IOVDD		IOVDD Un	
	Тур.	Max.	Тур.	Max.	
LP idle	45	300	0.1	1	μΑ
HP idle (I ² C)	1.3	1.6	2.8	35	mA
Active ranging ⁽¹⁾	45	50	50	80	mA

Active ranging is when the device is actively ranging. The current consumption is not affected by 4x4 or 8x8 zone configuration

IOVDD peak current is the average value +10 mA.

AVDD peak current is the average current +10 mA.

Table 13. Example of typical power consumption in continuous mode

Parameter	2V8/1V8	2V8/2V8	3V3/3V3	Unit
Continuous mode (4x4 mode or 8x8 mode)	216	266	313	mW

Table 14. Example of typical power consumption in autonomous mode

Parameter	2V8/1V8	2V8/2V8	3V3/3V3	Unit
4x4 mode - 1 Hz frame rate with 5 ms integration time	2.8	3.7	4.5	
4x4 mode - 5 Hz frame rate with 5 ms integration time	11	16	19	mW
4x4 mode - 10 Hz frame rate with 45 ms integration time	95	133	156	IIIVV
8x8 mode - 1 Hz frame rate with 5 ms integration time	8	11	11	

DS13754 - Rev 12 page 17/38



5.5 Digital input and output

The following tables summarize the digital I/O electrical characteristics.

Table 15. INT, I2C_RST, LPn

Symbol	Parameter	IOVDD configuration	Min.	Max.	Unit	
V	Low lovel input voltage	1.8 V	-0.3	0.35* IOVDD		
VIL.	V _{IL} Low level input voltage		-0.3	0.35 10400		
VIH	Lligh lovel input voltage	1.8 V	0.05*10\/DD	2.28		
VIH	High level input voltage	2.8 V - 3.3 V 0.65*IOVDD		3.6	V	
V	Low level output voltage	1.8 V		0.4	V	
V _{OL}	$(I_{OUT} = 4 \text{ mA})$	2.8 V - 3.3 V	<u>—</u>	0.4		
V	V High level output voltage		1.22			
V _{OH}	(I _{OUT} = 4 mA)	2.8 V - 3.3 V	2.1	_		

Table 16. I²C interface (SDA/SCL)

Symbol	Parameter	IOVDD configuration	Min.	Max.	Unit
V _{IL}	Low level input	1.8 V	0.3	0.54	
VIL	voltage	2.8 V - 3.3 V	-0.3	0.3*IOVDD	
V	High level input	1.8 V	1.13	2.28	V
VIH	V _{IH} voltage	2.8 V - 3.3 V	1.13	3.6	
	Low level output	1.8 V			
V _{OL}	voltage (I _{out} = 4 mA)	2.8 V- 3.3 V	_	0.4	
JIL/IH	Leakage from	IOVDD supply	_	2.5	
ПСЛП	Leakage from IOVDD pad		_	1	μΑ

Note: I²C pads use 1V8 switching thresholds for all IOVDD supplies.

Note: A maximum load of 12 mA is assumed in the above table.

DS13754 - Rev 12 page 18/38



6 Ranging performance

6.1 Zone mapping

6.1.1 Zone mapping 4x4

The figure below shows the zone definition in 4x4 mode. There are 16 zones in total which increment along a row first before starting a new row. The physical view is from the device top into the lens. The number of each zone, as indicated in the figure below, corresponds to the ZoneIDs returned by the sensor.

Figure 17. Zone mapping in 4x4 mode


C = Corner zones INNER = all zones not identified as the corner

6.1.2 Zone mapping 8x8

The figure below shows the zone definition in 8x8 mode. There are 64 zones in total which increment along a row first before starting a new row. The physical view is from the device top into the lens. The number of each zone, as indicated in the figure below, correspond to the ZonelDs returned by the sensor to the host.

59 51 53 43 44 41 28 27 24 30 31 18 23 16 17 19 20 21 22 10 11 12 14 15

Figure 18. Zone mapping in 8x8 mode



C = Corner zones INNER = all zones not identified as the corner

DS13754 - Rev 12 page 19/38



6.1.3 Effective zone orientation

The VL53L5CX module includes a lens over the Rx aperture, which flips (horizontally and vertically) the captured image of the target. Consequently, the zone identified as zone 0 in the bottom left of the SPAD array, is illuminated by a target located at the top right-hand side of the scene.

SPAD array zone ID

Because of the Rx lens, zone ID 0 that is at the bottom left of the SPAD array is illuminated by the Target at the top-right side

12 13 14 15

8 9 10 11

4 5 6 7

0 1 2 3

Figure 19. Effective orientation

Resolution=16 (4x4)

6.2 Continuous ranging mode

6.2.1 Measurement conditions

The following criteria and test conditions apply to all the characterization results detailed in this section unless specified otherwise:

- The specified target fills 100% of the field of view of the device (in all zones).
- The targets used are Munsell N4.75 (17%) and Munsell N9.5 (88%).
- AVDD is 2.8 V. IOVDD is 1.8 V.
- The nominal ambient temperature is 23°C.
- Maximum range capability is based on a 90% detection rate.
- Range accuracy figures are based on a 2.7 sigma that is, 99.3% of measurements are within the specified
 accuracy.
- Tests are performed in the dark and at 2 W/m² target illumination (940 nm). A 2 W/m² target irradiance at 940 nm is equivalent to 5 klx daylight.
- All tests are performed without cover glass.
- The sensor relies on default calibration data.
- The device is controlled through the API using the default driver settings.
- 1. The detection rate is a statistical value indicating the worst case percentage of measurements that return a valid ranging. For example, taking 1000 measurements with a 90% detection rate gives 900 valid distances. The 100 other distances may be outside the specification.

DS13754 - Rev 12 page 20/38



6.2.2 Maximum ranging distance 4x4

The table below shows the maximum ranging capability of the VL53L5CX under different conditions. Refer to Section 6.2.1: Measurement conditions for the general test conditions.

Table 17. Maximum ranging capabilities when ranging continuously at 30 Hz

Target reflectance level. Full FoV (reflectance %)	Zone	Dark	Ambient light (5 klx)
	Inner	Typical: 4000 mm Minimum: 4000 mm	Typical: 1700 mm Minimum: 1400 mm
White target (88%)	Corner	Typical: 4000 mm Minimum: 4000 mm	Typical: 1400 mm Minimum: 1100 mm
Cray target (170)	Inner	Typical: 2400 mm Minimum: 1900 mm	Typical: 1000 mm Minimum: 900 mm
Gray target (17%)	Corner	Typical: 2200 mm Minimum: 1800 mm	Typical: 950 mm Minimum: 850 mm

6.2.3 Maximum ranging distance 8x8

The table below shows the maximum ranging capability of the VL53L5CX under different conditions. Refer to Section 6.2.1: Measurement conditions for the general test conditions.

Table 18. Maximum ranging capabilities when ranging continuously at 15 Hz

Target reflectance level. Full FoV (reflectance %)	Zone	Dark (0 klx)	Ambient light (5 klx)
	Inner	Typical: 3500 mm	Typical: 1100 mm
White target (999/)	IIIICI	Minimum: 2600 mm	Minimum: 950 mm
White target (88%)	Corner	Typical: 3100 mm	Typical: 1000 mm
		Minimum: 1700 mm	Minimum: 800 mm
	lonor	Typical: 1300 mm	Typical: 800 mm
Gray target (17%) ⁽¹⁾	Inner:	Minimum: 900 mm	Minimum: 600 mm
	0	Typical: 1100 mm	Typical: 650 mm
	Corner	Minimum: 600 mm	Minimum: 400 mm

^{1.} Measured 13% in IR at 940 nm

DS13754 - Rev 12 page 21/38



6.2.4 Range accuracy in continuous mode

The figure below illustrates how range accuracy is defined over distance.

Weasured distance (mm)

Actual distance (mm)

Figure 20. Range accuracy vs distance

Table 19. Range accuracy

Distance	Mode	Target reflectance	Zones	Dark (0 klx)	Ambient light (5 klx)
20-200 mm	8x8 15 Hz	Gray target (17%)	All	±15 mm	±15 mm
	201-4000 mm 4x4 30 Hz 8x8 15 Hz	Gray target (17%)	±4%	±7%	
201 4000 mm			±5%	±8%	
201-4000 111111		White target (88%)	All	±5%	±8%
		Gray target (17%)		±5%	±11%

DS13754 - Rev 12 page 22/38

6.3 Autonomous ranging mode

6.3.1 Measurement conditions

The following criteria and test conditions apply to all the characterization results detailed in this section unless specified otherwise:

- The specified target fills 100% of the field of view of the device (in all zones).
- The targets used are Munsell N4.75 (17%) and Munsell N9.5 (88%).
- AVDD is 2.8 V. IOVDD is 1.8 V.
- The nominal ambient temperature is 23°C.
- Maximum range capability is based on a 90 % detection rate.⁽¹⁾
- Range accuracy figures are based on a 2.7 sigma that is, 99.3% of measurements are within the specified accuracy.
- Tests are performed in the dark and at 2 W/m² target illumination (940 nm). A 2 W/m² target irradiance at 940 nm is equivalent to 5 klx daylight.
- All tests are performed without cover glass.
- The sensor relies on default calibration data.
- The device is controlled thought the API using the default driver settings.
- 1. The detection rate is a statistical value indicating the worst case percentage of measurements that return a valid ranging. For example, taking 1000 measurements with a 90 % detection rate gives 900 valid distances. The 100 other distances may be outside the specification.

6.3.2 Maximum ranging distance 4x4

Table 20. Maximum ranging capabilities when ranging with autonomous mode at 30 Hz, 4x4, integration time 5 ms

Target reflectance level. Full FoV (reflectance %)	Zone	Integration time (ms)	Dark (0 klx)	Ambient light (5 klx)
	Innor	5	Typical: 3000 mm	Typical: 1300 mm
White target (88%)	Inner	5	Minimum: 2700 mm	Minimum: 1100 mm
	Corner 5	Typical: 2700 mm	Typical: 1200 mm	
		3	Minimum: 2400 mm	Minimum: 1000 mm
Inner		5	Typical: 1100 mm	Typical: 800 mm
Gray target (17%)	IIIIIEI	3	Minimum: 900 mm	Minimum: 600 mm
	Corner	5	Typical: 1000 mm	Typical: 700 mm
	Conte	3	Minimum: 800 mm	Minimum: 500 mm

Table 21. Maximum ranging capabilities when ranging with autonomous mode at 15 Hz, 8x8, integration time 5 ms

Target reflectance level. Full FoV (reflectance %)	Zone	Integration time (ms)	Dark (0 klx)	Ambient light (5 klx)
	Innor	5	Typical: 1900 mm	Typical: 900 mm
Mhite target (999/)	Inner	5	Minimum: 1700 mm	Minimum: 800 mm
White target (88%)	Corner 5	Typical: 1600 mm	Typical: 800 mm	
		Minimum: 1300 mm	Minimum: 650 mm	
	Inner	5	Typical: 800 mm	Typical: 500 mm
Gray target (17%)		5	Minimum: 600 mm	Minimum: 400 mm
	Corner 5	_	Typical: 600 mm	Typical: 400 mm
		Minimum: 500 mm	Minimum: 300 mm	

DS13754 - Rev 12 page 23/38



6.3.3 Range accuracy - autonomous mode

Table 22. Range accuracy – autonomous mode

Distance (mm)	Mode	Integration time (ms)	Reflectance	Dark (0 klx)	Ambient light (5 klx)		
20-200 mm	8x8 15 Hz	5 ms	White 88%	±17 mm	±20 mm		
	4×4 20 Hz	5 ms	Gray 17%	±6%	±10%		
201-4000 mm	4x4 30 Hz	4X4 30 HZ	4X4 30 FIZ	5 ms	White 88%	±5%	±8%
201-4000 MM	0,0 45 11-	5 ms	Gray 17%	±8%	±12%		
	8x8 15 Hz	5 ms	White 88%	±7%	±10%		

6.4 Range offset drift over temperature

Self-heating or a change in ambient temperature increases silicon temperature, which results in a range-offset drift. This may be minimized by performing a periodic autocalibration, resulting in a typical drift of 0.05 mm/°C.

DS13754 - Rev 12 page 24/38



7 Outline drawings

The module drawings below gives details of the VL53L5CX module. All values are given in millimeters.

Note: These module drawings are based on DM00514673, rev 3.0.

0.100
MECHANICAL CENTRE TO
OPTICAL CENTRE OFFSET 0.100 ± 0.100 6.400 ±0.030 1.500 ±0.050 ST 2D MARKING CODE 3.030 ±0.030 4x R0.075 4 ±0.050 1.215 ± 0.030 (0.330) OPTICAL CENTRE 0.800 ±0.030 1.615 ± 0.030 Ø0.510 ±0.030 0.720 ±0.030 1.250 ±0.030 OPTICAL CENTRE

Figure 21. Outline drawing (1/4)

Note: SM stands for solder mask.

NOTES: 1. DI 2. NO

Note: A thermal pad is required on the application board for thermal dissipation. For more information, refer to AN5657.

DIMENSIONS SHOWN WITH ARE OQC DIMENSIONS. NO DRAFT ANGLE ON CAP.

DS13754 - Rev 12 page 25/38




Figure 22. Outline drawing (2/4)


Note: For more information, refer to the pin description in Table 3. VL53L5CX pin description.

DS13754 - Rev 12 page 26/38

(1.560) R0.150 (0.046) (0.046) (1.546)

Figure 23. Outline drawing (3/4) - option with liner





DS13754 - Rev 12 page 27/38



8 Laser safety

This product contains a laser emitter and corresponding drive circuitry. The laser output is designed to meet Class 1 laser safety limits under all reasonably foreseeable conditions including single faults in compliance with IEC 60825-1:2014.

Do not increase the laser output power by any means. Do not use any optics to focus the laser beam.

Caution:

Use of controls or adjustments, or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Figure 25. Class 1 laser label



This product complies with:

- IEC 60825-1:2014
- 21 CFR 1040.10 and 1040.11, except for conformance with IEC 60825-1:2014 as described in the laser notice number 56, dated May 8, 2019.
- EN 60825-1:2014 including EN 60825-1:2014/A11:2021
- EN 50689:2021, however STMicroelectronics does not guarantee compliance with the requirement of clause 5 from EN50689 regarding child appealing products. If designing a child appealing product, contact STMicroelectronics' technical application support.

DS13754 - Rev 12 page 28/38



9 Packaging and labeling

9.1 Product marking

There are two types of product marking:

- The first is on the backside of the module as shown in Figure 22. Outline drawing (2/4).
- The second is on the corner of the module cap as shown in Figure 26 below.

Product marking on the backside of the module

This is a two-zone product marking. The first marking is the silicon product code. The second is the internal tracking code.

Product marking on the corner of the module cap

This is a 2D product marking. Note that the code aligns with pin C7 of the module. It is not an indicator of pin 1.




Figure 26. 2D marking product code on the module cap

DS13754 - Rev 12 page 29/38



9.2 Inner box labeling

The labeling follows the ST standard packing acceptance specification.

The following information is on the inner box label:

- Assembly site
- Sales type
- Quantity
- Trace code
- Marking
- Bulk ID number

9.3 **Packing**


At the customer/subcontractor level, it is recommended to mount the VL53L5CX in a clean environment.

To help avoid any foreign material contamination at the final assembly level the modules are shipped in a tape and reel format.

For sensors with the liner option, the liner must be removed during assembly of the customer device, just before Note: mounting the cover glass. The liner is compliant with a reflow at 260°C (as per JEDEC-STD-020E).

Tape outline drawing 9.4

Figure 27. VL53L5CX tape outline and reel packaging drawing



- NOTES:

 1. MATERIAL.CONDUCTIVE PC(OS)

 2. Po/P1 10 PTICHES CUMULATINE TOLERANCE ON TAPE: ±0.20

 3. Ao & Bo MEASUREMENT FORT TO BE: 0.3 PROM BOTTOM POCKET.

 4. ALLOWARE CAMBER TO BE 1/100mm, NON-COMULATIVE OVER 250mm

 5. SURFACE RESISTANCE 1075 TO 1071 OHMS/SO OR

 5. SURFACE RESISTANCE 1075 TO 1071 OHMS.

 6. UALESS CHIERMISE SPECIFED ALL INSDE RADII SHOULD BE 0.25MAX

 7. NOLD TYPE ROTARY MOLD.

DS13754 - Rev 12 page 30/38



9.5 Pb-free solder reflow process

The table and figure below show the recommended and maximum values for the solder profile.


Customers have to tune the reflow profile depending on the PCB, solder paste and material used. We expect customers to follow the "recommended" reflow profile, which is specifically tuned for the VL53L5CX package.

For any reason, if a customer must perform a reflow profile which is different from the "recommended" one (especially peak >240°C), the new profile must be qualified by the customer at their own risk. In any case, the profile has to be within the "maximum" profile limit described in the table below.

Parameters Recommended Maximum Units Minimum temperature (T_S min) °C 130 150 Maximum temperature (T_S max) 200 200 °C 90-110 60-120 Time t_s (T_S min to T_S max) s Temperature (T_L) °C 217 217 Time (t_L) 55-65 55-65 s 2 3 °C/s Ramp up Temperature (T_{p-10}) 235 °C Time (tp-10) 10 s 3 °C/s Ramp up Peak temperature (T_p) 260 °C 240 Time to peak 300 300 s Ramp down (peak to T_I) -6 °C/s

Table 23. Recommended solder profile





Note: The component should be limited to a maximum of three passes through this solder profile.

Note: As the VL53L5CX package is not sealed, only a dry reflow process should be used (such as convection reflow). Vapor phase reflow is not suitable for this type of optical component.

Note: The VL53L5CX is an optical component and as such, it should be treated carefully. This would typically include using a 'no-wash' assembly process.


DS13754 - Rev 12 page 31/38



9.6 Handling and storage precautions

9.6.1 Recommended solder pad dimensions

Figure 29. Recommended solder pattern



9.6.2 Shock precautions

Sensor modules house numerous internal components that are susceptible to shock damage. If a unit is subject to excessive shock, is dropped on the floor, or a tray/reel of units is dropped on the floor, it must be rejected, even if no apparent damage is visible.

9.6.3 Part handling

Handling must be done with nonmarring ESD safe carbon, plastic, or teflon tweezers. Ranging modules are susceptible to damage or contamination. The customer is advised to use a clean assembly process until a protective cover glass is mounted.

9.6.4 Compression force

A maximum compressive load of 25 N should be applied on the module.

9.6.5 Moisture sensitivity level

Moisture sensitivity is level 3 (MSL) as described in IPC/JEDEC JSTD-020-C.

Note: If devices are stored out of the packaging for more than 168 hours, the devices should be baked before use. The optimum bake recommended is at + 90°C for a minimum of 6 hours.

9.7 Storage temperature conditions

Table 24. Recommended storage conditions

Parameter	Min.	Тур.	Max.	Unit
Temperature (storage)	-40	23	90	°C

DS13754 - Rev 12 page 32/38



10 Ordering information

The VL53L5CX is currently available in the formats below. More detailed information is available on request.

Table 25. Order codes

Order codes	Package	Packing	Minimum order quantity
VL53L5CXV0GC/1	Optical LGA16 with liner	Tape and reel	3600 pcs
VL53L5CXV9GC/1	Optical LGA16 without liner	Tape and reel	3600 pcs

DS13754 - Rev 12 page 33/38



11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS13754 - Rev 12 page 34/38



Revision history

Table 26. Document revision history

Date	Version	Changes	
06-Jul-2021	1	Initial release	
30-Aug-2021	2	Added Section 9.6.1: Recommended solder pad dimensions	
13-Oct-2021	3	Section 4: I ² C control interface: replaced "camera module" with "Time-of-Flight" sensor.	
29-Oct-2021	4	Replaced Figure 20. Range accuracy vs distance	
15-Dec-2021	5	Table 8. I^2C interface - timing characteristics for fast mode (400 kHz): upoparameters t_R and t_F .	
29-Jun-2022	6	Updated Figure 14. VL53L5CX data format (sequential write).	
30-Jun-2022	7	Aligned document revision number with Table 26. Document revision history	
20-Jul-2022	8	Table 19. Range accuracy: added "±" to all values in the column "Ambient li (5 klx)".	
18-Jan-2023	9	Updated diagonal FoV from 63° to 65° in the Features, Description, Figure 1. System FoV and exclusion zone description (not to scale), and Table 2. FoV angles.	
17-Mar-2023	10	Updated Section 8: Laser safety.	
17-IVIAI-2023		Updated Figure 26. Product marking area.	
29-Mar-2023	11	Updated document status.	
	12	Table 3. VL53L5CX pin description: updated pin A5.	
		Section 7: Outline drawings: updated text, added note, and updated title of Figure 23. Outline drawing (3/4) - option with liner.	
09-Apr-2024		Updated Section 8: Laser safety.	
09-Apr-2024		Updated Section 9.1: Product marking.	
		Updated Section 9.3: Packing.	
		Table 25. Order codes: added new order code (VL53L5CXV9GC/1) for option without liner.	

DS13754 - Rev 12 page 35/38



Contents

1 Acronyms and abbreviations							
2	Prod	duct ov	erview	4			
	2.1	Techn	ical specifications	4			
	2.2	Field o	of view	4			
	2.3	Field o	of illumination	5			
	2.4	System block diagram					
	2.5	Device	e pinout	6			
	2.6	Application schematic					
3	Fun	Functional description					
	3.1						
	3.2	Power state machine					
	3.3	Power	r up sequence	10			
		3.3.1	Power up slew				
		3.3.2	Power up and I ² C access	11			
4	I ² C (I ² C control interface1					
	4.1	I ² C interface - timing characteristics					
5	Elec	Electrical characteristics					
	5.1	Absolute maximum ratings1					
	5.2	Recommended operating conditions16					
	5.3	Electrostatic discharge (ESD)					
	5.4	Current consumption					
	5.5	Digital input and output					
6	Ranging performance						
		Zone mapping					
		6.1.1	Zone mapping 4x4				
		6.1.2	Zone mapping 8x8	19			
		6.1.3	Effective zone orientation	20			
	6.2	.2 Continuous ranging mode		20			
		6.2.1	Measurement conditions	20			
		6.2.2	Maximum ranging distance 4x4	21			
		6.2.3	Maximum ranging distance 8x8	21			
		6.2.4	Range accuracy in continuous mode	22			
	6.3	Auton	omous ranging mode	23			
		6.3.1	Measurement conditions	23			



		6.3.2	Maximum ranging distance 4x4	23		
		6.3.3	Range accuracy - autonomous mode	24		
	6.4	Range	e offset drift over temperature	24		
7	Outl	ine dra	wings	25		
8	Lase	er safet	у	28		
9	Pacl	kaging	and labeling	29		
	9.1		ct marking			
	9.2		box labeling			
	9.3	Packir	ng	30		
	9.4		outline drawing			
	9.5		ee solder reflow process			
	9.6 Handling and storage precautions					
		9.6.1	Recommended solder pad dimensions	32		
		9.6.2	Shock precautions	32		
		9.6.3	Part handling	32		
		9.6.4	Compression force	32		
		9.6.5	Moisture sensitivity level	32		
	9.7	Storag	ge temperature conditions	32		
10	Orde	ering in	formation	33		
11	Pacl	kage in	formation	34		
Rev	ision	history	/			



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS13754 - Rev 12 page 38/38